

Probe I/O & vreg layout – dual four-wire ver 1.03

